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Parallel computing is receiving a rapidly increasing amount of attention. In theory, a collection of pro-
cessors that operate in parallel can achieve substantial speedups. In practice, technological developments 
are leading to the actual construction of such devices at low cost. Given the inherent limitations of tradi-
tional sequential computers, these prospects appear to be very stimulating for researchers interested in 
the design and analysis of combinatorial algorithms. 
We will attempt to review the literature on parallel computers and algorithms as far as it is relevant for 
the area of combinatorial optimization. In comparison with a previous survey [Kindervater & Lenstra 
1986a], the present paper not only mentions theoretical results but also addresses practical aspects of 
parallel combinatorial computing. For a broader survey which is, however, up to date only until July 
1983, we refer to our annotated bibliography [Kindervater & Lenstra 1985]. 
The organization of the paper is as follows. 
Section I is concerned with machine models designed for parallel computations. Theoretical as well as 
realistic models are described. While in many theoretical models the processors communicate through a 
common memory without delay, in more realistic models the communication is achieved through a 
specific interconnection network. Such networks are illustrated on the problems of matrix multiplication, 
determining a transitive closure, and finding a minimum spanning tree. We also discuss the simulation of 
theoretical models by realistic ones. In Sections 2, 3 and 4, we will restrict ourselves to theoretical 
models; in Section 5, we consider existing parallel computers as well. 
Section 2 deals with the complexity theory for parallel computations. Given the basic distinction 
between membership of GJ and completeness for '?JLGJ in sequential computations, we consider the speedups 
possible due to the introduction of parallelism. Within the class GJ, this leads to a distinction between 
'very easy' problems, which are solvable in polylogarithmic parallel time, and the 'not so easy' ones, which 
are GJ-complete under log-space transformations. 
Section 3 gives examples of polylog parallel algorithms for elementary problems like finding the max-
imum and sorting, for finding shortest paths, a minimum spanning tree and a traveling salesman tour by 
the double minimum spanning tree heuristic, and for three problems from scheduling theory. We also 
outline a randomized poly log parallel algorithm for the maximum cardinality matching problem. 
Section 4 discusses the GJ-completeness of a variety of problems: linear programming, finding a 
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maximum flow in a network, list scheduling, and finding a traveling salesman tour by the nearest neigh-
bor heuristic. 
Section 5 reviews the use of parallelism in enumerative methods for 0L<!J>-hard problems. We will discuss 
results in three directions: practical experience with the implementation of dynamic programming and 
branch and bound on existing parallel computers; worst case examples exhibiting various forms of 
anomalous behavior; and some initial results on the design and analysis of a model for the distribution 
of a tree search procedure over several parallel processors. 
The reader will not fail to observe that the algorithms presented in this paper do not rely on the 
sophisticated refinements for sequential algorithms developed in the past two decades but go back to the 
simple and explicit basic principles of combinatorial computing. In that sense (and recent, more 
advanced achievements notwithstanding), parallelism in combinatorial optimization is still in its infancy 
and holds many promises for a further development in the near future. 
1. MACHINE MODELS 
Many architectures for parallel computations have been proposed in the literature. Some of these 
machines actually exist or are being built. Other models are useful for the theoretical design and analysis 
of parallel algorithms, while their realization is not feasible due to physical limitations. 
The most widely used classification of parallel computers is due to Flynn [ 1966]. He distinguishes four 
classes of machines ( cf. Figure I). 
(1) SISD (single instruction stream, single data stream). One instruction is performed at a time, on one 
set of data. This class contains the traditional sequential computers. 
(2) SIMD (single instruction stream, multiple data stream). One type of instruction is performed at a 
time, possibly on different data. An· enable/disable mask selects the processing elements that are allowed 
to perform the operation on their data. The ICL/DAP (Distributed Array Processor) and the 
Goodyear/MPP (Massively Parallel Processor) belong to this class. 
(3) MISD (multiple instruction stream, single data stream). Different instructions on the same data can 
be performed at a time. This class has received very little attention so far. 
(4) MIMD (multiple instruction stream, multiple data stream). Different instructions on different data 
can be performed at a time. There are two types of MIMD computers: the processors of a synchronized 
MIMD machine perform each successive set of instructions simultaneously; the processors of an asyn-
chronous MIMD machine run independently and wait only if information from other processors is 
needed. The Intel/iPSC (Intel's Personal SuperComputer) is an example of an asynchronous MIMD 
machine. 
If one considers the many types of algorithms that are suitable for execution on parallel computers, 
then both ends of the spectrum can be characterized in a way that resembles the above distinction 
between the two types of MIMD machines. Systolic algorithms lead to highly synchronized computa-
tions, where the processing elements act rhythmically on regular streams of data passing through the 
(SIMD or synchronized MIMD) machine. Typical examples are the matrix multiplication algorithm 
introduced later in this section and the dynamic programming recursions in Section 5. Distributed algo-
rithms lead to asynchronous processes, in which the processors perform their own local computations 
and communicate by sending messages every now and then. Branch and bound (see Section 5) lends 
itself to this approach. 
Flynn's classification is not concerned with the way in which information is transmitted between the 
processors. This is dealt with by Schwartz [ 1980], who distinguishes between paracomputers and ultra-
computers. 
In a paracomputer, the processors have simultaneous access to a shared memory, which allows for com-
munication between any two processors in constant time. A further distinction is based on the way in 
which shared memory computers handle read and write conflicts, which occur when several processors try 
to read from or to write into the same memory location at the same time. Paracomputers help us in 
investigating the intrinsic parallelism in problems and algorithms. They are therefore of great theoretical 
interest, but current technology prohibits their realization. 
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FIGURE 1. The classification of Flynn. 
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In an ultracomputer, each processor has its own memory and the processors communicate through a 
fixed interconnection network. Such a network can be viewed as a graph with vertices corresponding to 
processors and (undirected) edges or (directed) arcs to interconnections. Two parameters of the graph 
are important in this context: the m;ucimum vertex degree d 1, which should be bounded by a constant on 
grounds of practical feasibility, and the maximum path length d 2 (the 'diameter'), which should grow at 
most logarithmically in the number p of processors to ensure fast communication. 
Of the many interconnection networks that have been proposed, five are briefly described below. They 
are illustrated in Figure 2. 
(i) Two-dimensional mesh connected network [Unger 1958]. Each processor is identified with an 
ordered pair (i,j) (i,j = l, ... ,q), and processor (i,j) is connected to processors (i+ l,j) and (i,j+ 1), pro-
vided they exist. Note that d 1 = 4 and d2 = 2(q -1) = 0(Vp). 
(ii) Cube connected network [Squire & Palais 1963]. This can be seen as a d-dimensional hypercube 
with 2d processors at the vertices and interconnections along the edges. Note that d 1 = d2 = d = logp. 
(All logarithms in this paper have base 2.) 
(iii) Cube connected cycles network [Preparata & Vuillemin 1981]. This is a cube connected network 
with each of the 2d processors replaced by a cyclicly connected set of d processors; each of them has two 
cycle connections and one edge connection. This yields d 1 = 3 and d2 = 0(logp ). 
(iv) Perfect shuffle network [Stone 1971]. There arep = 2d processors with interconnections (i, 2i -1), 
(i +pl2,2i), (2i - l,2i) for i = l, ... ,p/2. The first two types of interconnections imitate a perfect shuffle 
of a deck of cards. Here, d 1 = 3 and d2 = 2d- 1 = 0(logp ). 
( v) Binary trees network [Bentley & Kung 1979]. There are p = 3- 2d - 2 processors, interconnected by 
two binary trees with common leaves. The 2d processors corresponding to these leaves perform the actual 
computations. The other 2d -1 processors in the first tree (an out-tree) send the data down to their des-
cendants, and those in the second tree (an in-tree) combine the results from their ancestors. An addi-
tional 'master processor' controls the network by providing the input for one root and receiving the out-
put from the other. Note that d1 = 3 and d2 = 0(logp). 
All these networks can simulate each other quite efficiently; see Siegel [1977, 1979] for details. Still, it 
appears that the cube connected cycles and perfect shuffle networks are reasonably versatile, while the 
mesh connected and binary trees networks have been designed for more restricted types of computa-
tions. Their suitability for their limited purpose will be demonstrated on some examples below. 
The quality of the parallelization of an algorithm will be judged on the resulting speedup, which is the 
running time of the best sequential implementation of the algorithm divided by the running time of the 
.. 
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(i) Mesh connected 
network, q = 4. 
(iv) Perfect shuffle 
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(iii) Cube connected cycles 
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FIGURE 2. Five interconnection networks. 
parallel implementation usingp processors, and the processor utilization, which is the speedup divided by p. The best one can hope to achieve is a speedup of p and a processor utilization of I. Note that these 
concepts are defined here relative to a given algorithm, irrespective of the possible existence of more 
efficient sequential algorithms for the problem at hand. 
EXAMPLE I. Matrix multiplication. Two n Xn matrices A =(a;) and B = (bu) can be multiplied in O(n) 
time on an n X n mesh connected network. The basic idea is the use of the skewed input scheme illus-
trated in Figure 3. At each step of the computation, matrix A makes one step to the right, matrix B goes 
one step down, and each processing element (i,j) multiplies its current values a;k and bkJ and adds the 
result into its accumulator (which starts at 0). It is easily verified that after 2n -1 stages processor (i,j) 
contains the required value ~ka;kbkJ and that the procedure is best possible in terms of speedup and 
processor utilization. Furthermore, only one copy of each matrix element has to be kept in storage. This 
is a typical example of a systolic algorithm performed on an SIMD machine and suitable for VLSI 
implementation. 
EXAMPLE 2. Transitive closure [Guibas, Kung & Thompson 1979]. The transitive closure of a directed 
graph G has an arc (i,j) if and only if G has a path from i to j. If G has n vertices, the algorithm from 
Example l can be applied to find the transitive closure in O(n) time using n2 mesh connected processors. 
Starting with A given by the adjacency matrix of G (i.e., a;1 = 1 if G has an arc (i,j) and a;1 = 0 other-wise) and B =A, one executes the matrix multiplication algorithm three times, with the modifications 
that addition is replaced by maximization and that any element au or bu that passes through processor (i,j) is updated with the value of the accumulator. A correctness proof of this procedure can be found in 
the above reference. 
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FIGURE 3. Matrix multiplication on a mesh connected network. 
ExAMPLE 3. Membership testing. Given a set S of n elements and an element e, one can test whether e ES 
in O(log n) time on a binary trees network with d = r1og n l · Denote the processors corresponding to the 
common leaves by P; (i = l, ... ,2d) and suppose that P; stores the ith element e; of S (i o;;;;;,n). It takes d 
steps for the processors in the top tree to send e down, one step for the P;'s to check whether e; = e, and 
d steps for the processors in the bottom tree to compute the disjunction of the results. 
As an extension, one can test the membership of S form elements e<1> , •.. ,e<m> in O(m + logn) time by 
pipelining the flow of information through the network. As soon as e<I) leaves the first processor, e<2> is 
sent to it; and, in general, at each step all data are going down one level. 
By asking the processors in the bottom tree to do a bit more than computing logical disjunctions, one 
can use the same model to find the minimum of n elements and to compute the rank of a given element in 
O(logn) time. We leave details to the reader. 
EXAMPLE 4. Minimum spanning tree [Bentley 1980]. Given a complete undirected graph G with vertex set 
{ l , ... ,n J and a length cij for each edge { i,j}, a spanning tree of G of minimum total length can be found 
in O(n ) time by an algorithm from Prim [1957] and Dijkstra [1959]. The algorithm is based on the fol-
lowing principle. Let T( V) be the collexion of edges in a minimum spanning tree of the subgraph of G 
induced by the subset V of vertices. If i* ~ V and j* E V are such that C;•j• = min;ji!:V,jEV{ c;j }, then 
T( V LJ { i*}) = T( V) LJ { { i* ,j*}}. 
The algorithm starts with T( { 1}) = 0 . At each iteration, a minimum spanning tree on a certain ver-
tex set Vwith edge set T(V) has been constructed and, for each i ~ V, a 'closest tree vertex'}; E Vanda 
corresponding distance I; are known, i.e., I; = cij, = minj E v{ cij}. One selects an i* ~ V for which 
I;• = min; 11' v{ I;}, adds i* to V and { i* ,};•} to T( V), and updates the values}; and I; for the remaining 
vertices i ~ V. There are n -1 iterations, each requiring O(n) time. 
It is not hard to implement the algorithm on a binary trees network with d = [J.ogn l ·The master pro-
cessor stores the set T of spanning tree edges. Processor P; keeps track of}; and /; and is able to compute 
any c;. in constant time. Each command that is sent down the tree is executed only by those P; 's that are 
" 
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turned on. 
We initialize by setting T = 0 and, for i = 2, ... ,n, turning on P; and setting j; = 1 and I; = cil. In 
each of the n -1 iterations, we first apply the minimum-finding procedure to determine i* and add 
{ i* ,j;•} to T; we next send i* down in order to turn off P;• forever (since now i* E V) and to turn off each 
P; with l;~C;;• temporarily for the rest of this iteration (since no update is necessary); and we finally 
instruct all remaining P;'s to set j; = i* and I; = c;;•. 
Since each iteration takes O(logn) time, this parallel version of the algorithm has a running time of 
O(nlogn) using O(n) processors and hence a processor utilization of only 0(1/logn). We cannot 
improve on this by pipelining the loop, since each iteration needs information from the previous one. 
However, we can use a smaller network with d = flog(n/logn)l, in which each P; takes care of r1ognl 
vertices and performs all computations for them sequentially. This modified algorithm still runs in 
O(nlogn) time, but now using O(nllogn) processors with a processor utilization of 0(1). 
The most common paracomputer model is the PRAM (Parallel Random Access Machine). The PRAM is 
a synchronized machine with an unbounded number of processors and a shared memory, which allows 
simultaneous reads from the same memory location but disallows simultaneous writes into the same 
memory location. The computation starts with one processor activated; at any step, an active processor 
can do a standard operation or activate another processor; and the computation stops when the initial 
processor halts. Simulation of the theoretical PRAM model by ultracomputers with a bounded degree 
network that allows for fast communication is usually done in two phases. 
First, the use of the shared memory is eliminated. We introduce an intermediate model, the MPC 
(Module Parallel Computer). In an MPC, each processor has its own memory and is connected to all 
other processors. By sending messages, a processor can access a variable stored in the memory of another 
processor. However, if several processors try to access a variable stored in the memory of the same pro-
cessor simultaneously, only one will succeed and the others receive a message that the access failed. An 
n-processor MPC can simulate a computational step of an (n,m)-PRAM (a PRAM with n processors and 
a shared memory of size m) with high probability in time O(logn) [Upfal 1984] or in deterministic time 
O(logm) [Alt, Hagerup, Mehlhorn & Preparata 1986]. The proof of the probabilistic bound is construc-
tive, but for the deterministic simulation only an existence proof is given. The problem of finding a con-
structive deterministic simulation of a PRAM step in logarithmic time is still open. 
The second phase eliminates the use of the complete interconnection network. One step of an n-
processor MPC can be simulated in O(logn) steps by a bounded degree network with n processors [Alt, 
Hagerup, Mehlhorn & Preparata 1986). 
Combining the two phases, we conclude that a step of an (n,m)-PRAM requires probabilistic time 
O(log2 n) or deterministic time O(log m log n) on a bounded degree network. 
Karlin & Upfal [1986) describe a direct simulation of a PRAM. They show that T steps of an (n,m)-
PRAM can be simulated in O(Tiogm) steps by a bounded degree network, with probability tending to 1 
as n or T goes to infinity. Until today, no deterministic simulation with the same time characteristic is 
known. 
In Sections 2, 3 and 4, we will restrict ourselves to the PRAM paracomputer model, which lends itself 
better to complexity considerations and to the explanation of parallel algorithms. In Section 5, we will 
encounter a variety of existing parallel architectures, some of which are quite different from the models 
described above. 
2. COMPLEXITY THEORY 
The purpose of this section is to present an informal introduction to those concepts from the complexity 
theory for parallel computing that may have some impact on the theory of combinatorial optimization. 
The interested reader is referred to Cook [1981] for a more thorough exposition and to Johnson [1983, 
Section 2] for a very readable review (on which this section is largely based). 
Central to this area is a hypothesis known as the parallel computation thesis [Chandra, Kozen & Stock-
meyer 1981; Goldschlager 1982]: time bounded parallel machines are polynomially related to space bounded 
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sequential machines. That is, for any function T of the problem size n, the class of problems solvable by a 
machine with unbounded parallelism in time T(n)°O> (i.e., polynomial in T(n)) is equal to the class of 
problems solvable by a sequential machine in space T(n )°(I>. This thesis is a theorem for several 'reason-
able' parallel machine models and several 'well-behaved' time bounds; see Van Emde Boas [1985] for a 
survey. It holds, for example, in the case that the machine model is a PRAM and T(n) = n°<1> (i.e., a 
polynomial function of problem size). 
According to the parallel computation thesis, the class of problems solvable by a PRAM in polyno-
mial time is equal to 0'SPACE, the class of problems solvable by a sequential machine in polynomial 
space. In view of the apparent difficulty of many problems in 0'sPACE (such as the 0'SPACE-complete and 
0L0'-complete ones), the PRAM is an extremely powerful model. It is of interest to see how it affects the 
complexity of' the problems in 0', which are solvable by a sequential machine in polynomial time. 
It turns out that many problems in 0' can be solved in polylog parallel time (logn )00>, i.e., in time that 
is polynomially bounded in the logarithm of the problem size n. Some examples are given in Section 3; 
other, more complicated, examples are finding a maximum flow in a planar graph [Johnson & Venkate-
san 1982] and linear programming with a fixed number of variables [Megiddo 1982]. By the parallel com-
putation thesis, these problems would form the class POLYLOGSPACE of problems solvable in polylog 
sequential space. They can be considered to be among the easiest problems in 0', in the sense that the 
influence of problem size on solution time has been limited to a minimum. No single processor needs to 
have detailed knowledge of the entire problem instance. (It should be noted here that a further reduction 
to sublogarithmic solution time is generally impossible. One reason for this is that a PRAM needs 
O(logn) time to activate n processors; a similar reason is that in any realistic model of parallelism a con-
stant upper bound on the maximum 'fan-out' d 1 implies a logarithmic lower bound on the minimum 
'communication time' d2 .) 
On the other hand, 0' contains problems that are unlikely to admit solution in polylog parallel time. 
These are the problems that have been shown to be log space complete Jot 0' or, more precisely, 0'-
complete under log-space transformations: they belong to 0' and any other problem in 0' is reducible to 
them by a t~ansformation using logarithmic work space. Examples will be discussed in Section 4; they 
include general linear programming and finding a maximum flow in an arbitrary graph. If any such 
problem would belong to POLYLOGSPACE, then it would follow that 0' ~ POLYLOGSPACE, which is not 
believed to be true. Hence, their solution in polylog sequential space or, equivalently, polylog parallel 
time is not expected either. Any solution method for these hardest problems in 0' is likely to require 
superlogarithmic time and is therefore, loosely speaking, probably 'inherently sequential' in nature. 
We have thus arrived at a distinction within 0' between the 'very easy' problems, which can be solved 
in polylog parallel time, and the 'not so easy' ones, for which a dramatic speedup due to parallelism is 
unlikely. 
The picture of the PRAM model as sketched above is in need of some qualification. The model is 
theoretically very useful, but its unbounded parallelism is hardly realistic. The reader will have no 
difficulty in verifying that a PRAM is able to activate a superpolynomial number of processors in subpo-
lynomial time. If a polynomial time bound is considered reasonable, then certainly a polynomial bound 
on the number of processors should be imposed. It is a trivial observation, however, that the class of 
problems solvable if both bounds are respected is simply equal to 0'. Within this more reasonable model, 
hard problems remain as hard as they were without parallelism. 
Discussions along these lines have led to the consideration of simultaneous resource bounds and to the 
definition of new complexity classes. For example, Nick (Pippenger)'s Class <JlE contains all problems 
solvable in polylog parallel time on a polynomial number of processors, and Steve ( Cook)'s Class s;e con-
tains all problems solvable in polynomial sequential time and polylog space. Some sort of extended 
parallel computation thesis might suggest that <JlE = s;e. This is a major unresolved issue in complexity 
theory, and outside the scope of this review. We refer to Johnson [1983, Section 2] for further details and 
more references. 
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3. POLYLOG PARALLEL ALGORITHMS 
We will now describe polylog parallel algorithms for ten problems. Examples 5, 6 and 7 deal with basic 
operations on a set of numbers, Examples 8, 9 and I 0 discuss the problems of finding shortest paths, a 
minimum spanning tree and a traveling salesman tour by the double minimum spanning tree heuristic, 
and Examples 11, 12 and 13 are concerned with the scheduling of a set of jobs on parallel machines. 
Example 14 outlines a randomized polylog parallel algorithm for the maximum cardinality matching 
problem. Other problems that are solvable in polylog parallel time have been mentioned in Section 2 and 
will return in Section 4. 
The algorithms will be designed to run on an SIMD machine with a shared memory. Simultaneous 
reads are permitted and simultaneous writes are prohibited; the former assumption is not essential but 
simplifies the exposition. We note that the (non-randomized) polylog parallel algorithms referred to in 
this paper require a polynomial number of processors, so that the problems in question belong to <Jte. 
In the PIDGIN ALGOL procedures in this section, we write 
par[a~i~z]si 
to denote that the statements s; are to be executed in parallel for all values of the index i in the given 
range. 
EXAMPLE 5. Maximum.finding. Given n numbers, one wishes to find their maximum. We assume, for con-
venience, that n = 2m for some integer m and that the numbers are given by an,an + 1, ••• ,a2n - I· Consider 
the following procedure: 
for 1~ m -1 downto 0 do 
par [2' ~1~21 + 1 - I] a1~max{a21 ,a21 + i}. 
The computation is illustrated by means of a binary tree in Figure 4. At step /, the values corresponding 
to the nodes at level I of the tree are calculated. At the end, a 1 is equal to the desired maximum. 
/=O 
8 
I = I 
6 8 
I= 2 
4 6 8 7 
I= 3 
2 4 3 6 8 5 7 
FIGURE 4. Maximum finding: an instance with n = 8. 
The algorithm requires O(logn) time and n/2 processors. We can improve on this by applying a dev-
ice similar to the one used in the last paragraph of Example 4: each processor has log n data assigned to 
it and computes their maximum sequentially, before the above procedure is executed. The resulting algo-
rithm still runs in O(log n) time, but now using only r n /log n 1 processors with a processor utilization of 
0(1). 
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/=O 
I= I 
/=2 
15 9 24 12 36 
2 2 4 6 3 9 6 15 I 16 8 24 5 29 7 36 
FIGURE 5. Partial sums: an instance with n = 8. 
EXAMPLE 6. Partial sums [Dekel & Sahni 1983a]. Given n numbers an,an+l>····ain-I with n = 2m, one 
wishes to find the partial sums an + ... +an + j for l = O, ... ,n - 1. Consider the following procedure: 
for I(:-- m - 1 downto 0 do 
par[21 ~1~2'+ 1 - l] aj(:-a2j+a2j+1; 
b1(:-a1; 
for/(:-- I tom do 
par [21 ~l ~21 + 1 -1] bj(:- if l odd then bv-1>!2 else bj12 -aj+ 1• 
The computation is illustrated in Figure 5. In the first phase, represented by the solid arrows, the sum of 
the a/sis calculated in the same way as their maximum was calculated in Example 5. Note that the a-
value corresponding to a non leaf node is set equal to the sum of all a-values corresponding to the leaves 
descending from that node. In the second phase, represented by the dotted arrows, each parent node 
sends a b-value (starting with b 1 = a 1) to its children: the right child receives the same value, the left 
one receives that value minu·s the a-value of his brother. The b-value of a certain node is therefore equal 
to the sum of all a-values of the nodes of the same generation, except those with a higher index. This 
implies, in particular, that at the end we have bn + j = an + ... +an + j for l = O, ... ,n - l. 
The algorithm requires O(logn) time and n processors. As before, this can be improved to O(logn) 
time and O(n /log n) processors. 
EXAMPLE 7. Sorting [Muller & Preparata 1975]. Given n numbers a 1, ... ,an, one wishes to renumber them 
such that a 1 :s;;; ... ~an. We assume, for simplicity, that a; =I= aj if i =I= l· Consider the following procedure: 
par [I :s;;;i,l~n] Pij(:- if a; :s;;;aj then l else 0; 
par [I :s;;;l=s;;;n] 'TTj(:- sum{pu 11 :s;;;i ~n }; 
par [l ~l :s;;;n] a'IT, (:-- aj. 
The algorithm is based on enumeration sort: the position 'TTj in which aj should be placed is calculated by 
counting the a/s that are no greater than aj. There are three phases: 
(i) computation of the relative ranks P;/ n2 processors, 0(1) time - or f n 2 /logn l processors, O(logn) 
time; 
(ii) computation of the positions .,,j: n f n /log n l processors, O(log n) time (by application of the first 
phase of the algorithm of Example 6); 
(iii) permutation: n processors, O(l) time. 
The algorithm requires O(logn) time and O(n 2 /logn) processors. Simultaneous reads occur in the 
" 
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first phase, but there is a way to avoid them within the same time and processor bounds. As sequential 
enumeration sort takes O(n 2) time, the processor utilization is 0(1). 
EXAMPLE 8. Shortest paths [Dekel, Nassimi & Sahni 1981]. Given a complete directed graph with vertex 
set { l, ... ,n} and a length cu for each arc (i,j), one wishes to find the shortest path lengths for all pairs of 
vertices. Lawler [1976] gives an algorithm which requires O(n 3 logn) time. It is based on matrix multipli-
cation. Let d';j> denote the length of a shortest path from vertex i to vertex j, containing no more than I 
arcs. Since a path from vertex i to vertex j consisting of at most 2/ arcs can be split into two paths of no 
more than I arcs each, we have that d';J'> = minkE{l ..... n} {d';P +'4!)}. Taking into account that a shortest 
path, if it exists, contains at most n - I arcs, we obtain the following algorithm: 
par [ 1,,;;;;;i,j ,,;;;;;n] d';j> ~ cu; 
form~ 1 to r1ogn l do 
/~2m, 
par [l ,,;;;;;i,j,,;;;;;n] d';j>~ min{ d';f/2> +~j2> 11,,;;;;;k,,;;;;;n }. 
Application of the routine of Example 5 with maximization replaced by minimization yields an algo-
rithm which requires O(log2n) time and O(n 3 /logn) processors, with a processor utilization of 0(1). 
EXAMPLE 9. Minimum spanning tree [Savage & Ja'Ja' 1981]. The Prim-Dijkstra algorithm for the 
minimum spanning tree problem was discussed in Example 4. A minimum spanning tree of a complete 
undirected graph G with vertex set {1, ... ,n} and a length cu for each edge {i,j} can also be found in 
O(n 2) time by an algorithm due to Sollin [Berge & Ghouila-Houri 1962]. We assume that the edge 
lengths are all distinct (if not, we number the edges in some arbitrary way and say that from two edges 
with the same length the one with the lowest number is smaller). The algorithm starts with n com-
ponents, each consisting of a different vertex, and with an empty set of edges belonging to the tree. At 
each step of the algorithm, each component finds an edge of minimum length between any of its own 
vertices and a vertex of a different component. Since all edge lengths are different, the edges thus 
obtained do not form cycles between the components and are added to the minimum spanning tree. We 
now merge the components which are connected by the newly found edges into a new one, and perform 
a next step of the algorithm as long as there is more than one component left. Because the number of 
components is at least halved at each step, the algorithm terminates after at most r1ogn l steps. 
In the algorithm below, for each component a representative is chosen. Two vertices belong to the 
same component if they have the same representative. Let r; (i = l, ... ,n) denote the representative of the 
component to which vertex i belongs. 
par[l~i~n]r;~i; 
for 1~ 1 to flogn l do 
par [I,,;;;;;i,,;;;;;n] 
find k such that rk=l=r; & c;k = min{ cij I I ,,;;;;;j,,;;;;;n,r;=l=r; }, 
if k does not exist then a minimum spanning tree has been found & the algorithm is stopped, 
t;~k; 
par [l,,;;;;;i,,;;;;;n] 
findksuch thatrk=r; &ck1, = min{cjt, I l~j,,;;;;;n,rj=r;}, 
S;~k & t;~tk; 
par [l ,,;;;;;i ,,;;;;;n] s;~ if t1, =s; & r; <r1, then 0 else s;; 
par [I,;;;;; ,,;;;;;n] if r; = i & s;=l=O then add edge { s;,t;} to the tree; 
par [I,;;;;; ,,;;;;;n] r;~ ifs; =O then r; else r1 ; for/*~ I to r1ognl dopar[I,,;;;;;i,,;;;;;n]r;~rr,· 
Each step of the algorithm does the following. First, each component finds the edge of minimum length 
between any vertex of itself and one of a different component. Of the edges found twice at the same step, 
one copy is eliminated. The remaining edges are added to the tree. Finally, components are merged by 
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finding a common representative, using a recursive doubling techni~e which will appear in Example 13. 
One step of the algorithm can be performed in O(logn) time on O(n /logn) processors by application of 
the procedure of Example 5 with maximization replaced by minimization. The complete algorithm 
requires O(log2 n) time on O(n 2 /log n) processors, with a processor utilization of 0( 1 /log n ). 
EXAMPLE 10. Double minimum spanning tree tour for the traveling salesman [Kindervater & Lenstra 
1986b]. In the traveling salesman problem, one is given a complete undirected graph G with vertex set 
{ l, ... ,n} and a length diJ for each edge { i,j} and one wishes to find a Hamiltonian cycle (i.e., a cycle pass-
ing through each vertex exactly once) of minimum total length. This is a well-known <DL0'-hard problem, 
and rather than trying to solve it to optimality one might decide to find an approximate solution in poly-
nomial time. One such approximation algorithm is the double minimum spanning tree heuristic. It con-
sists of three phases: 
(i) Construct a minimum spanning tree. Using the routine of Example 9, we can perform this phase in 
O(log2 n) time on O(n 2 /logn) processors. 
(ii) Double the edges of the minimum spanning tree and construct an Eulerian cycle. We do not go 
into the details here, but this phase can be done within the same time and processor bounds using the 
techniques from Awerbuch, Israeli & Shiloach (1984]. 
(iii) Start at a given vertex and traverse the edges, skipping vertices visited before. We first have to find 
the first occurrence of each vertex and then eliminate all duplications. Let v i, ... ,v;, ... ,v2n _ 1 denote the 
Eulerian tour obtained in the previous phase, where v; is the ith vertex of the tour. We proceed as fol-
lows. 
par [l os;;;;i,jos;;;;2n -1] ciJ ~ ifv; = vj then l else O; 
par(los:;;ios:;;2n -1] d; ~max{O, 1-sum{ciJ j los:;;jos:;;i -1} }; 
par[los:;;ios:;;2n -1] s; ~sum{dj I los:;;jos:;;i}. 
Note that d; = 1 if v; occurs for the first time in the tour, d; = 0 otherwise, and that s; denotes the 
number of different vertices in v1, ••• ,v;. We obtain the tour t 1 -t2 - ••• -tn-t 1 by: 
par (1 os:;;;os:;;2n -1] if d; = 1 then ts, ~ V;. 
Using the partial sums algorithm from Example 6, we can implement phase (iii) within the same resource 
bounds as the previous phases. So, we end up with an algorithm that runs in O(log2 n) time on 
O(n 2 /logn) processors. Since the sequential algorithm takes O(n 2) time, we have a processor utilization 
of 0(1/logn). 
EXAMPLE l l. Preemptive scheduling of identical machines [Dekel & Sahni l983b]. Given m identical 
machines M; (i = l, ... ,m) and n jobs Jj, each with a processing time pj (j = l, ... ,n), one wishes to find a 
preemptive schedule of minimum length. A preemptive schedule assigns to each Jj a number of triples 
(M;,s,t), where l os;;;i ~m and Oos:;;s os;;;1, indicating that Jj is to be processed by M; from times to time t. A 
preemptive schedule is feasible if the processing intervals on M; are nonoverlapping for all i, and the pro-
cessing intervals of Jj are nonoverlapping and have total length pj for all j. It is optimal if the maximum 
completion time of the jobs is minimum. 
t* = 5 
2 3 4 5 
2 3 4 5 
0 2 3 4 
FIGURE 6. Preemptive scheduling: an instance with m = 3 and n = 5. 
5 
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An optimal schedule can be found in O(n) time by the classical wrap around rule of McNaughton 
[1959]. The algorithm first computes a value t* which is an obvious lower bound on the minimum 
schedule length. It then constructs a schedule of length t* by considering the jobs in an arbitrary order 
and scheduling them in them periods (0,t*), carrying over the part of a job that does not fit at the end of 
the period on Mi to the beginning of the period on M; + 1. More formally: 
t*~ max{max{pj I l :i;;;;;J:s;;;;n },sum{pj I I :s;;;;j:s;;;;n }Im}; 
s~o; i~ 1; 
forJ~ 1 ton do 
if s+pj:i;;;;;t* 
then assign (M;,s,s +pj) toJj, 
s~s+pj 
else assign (M;,s,t*) and (Mi+ i,O,pj-(t* -s)) toJj, 
s ~ pj -( t* - s ), i ~ i + 1. 
An example is given in Figure 6. There are two global parameters that are updated sequentially as the 
job index j increases: the starting times and the machine index i of Jj. We can calculate all starting times 
and machine indices simultaneously in logarithmic time, using the parallel procedures for finding the 
maximum and the partial sums from Examples 5 and 6 as subroutines: 
t*~max{max{pj I I:s;;;;j:s;;;;n },sum{pj 11 :s;;;;j.;;;;;n }Im}; 
par p.;;;;;j.;;;;;n] qj~ sum{pk I 1 :s;;;;k:s;;;;j -1 }; 
par p .;;;;;j.;;;;;n] 
sj~qj mod t*, ij~Lq/t* J + 1, 
if sj+pj.;;;;;t* 
then assign (M; ,sj,sj +pj) toJj 
else assign (M~,sj,t*) and (Mi,+ 1'0,pj-(t* -sj)) to Jj. 
This algorithm can be implemented to require O(logn) time and O(nllogn) processors with a proces-
sor utilization of 0(1). 
EXAMPLE 12. Preemptive scheduling of uniform machines [Martel 1986]. Given are m machines M;, each 
with a speed si (i = l, ... ,m), and n jobs Jj, each with a processing requirement pj (j = 1, ... ,n). If Jj is 
completely processed on Mi, the processing time is pj Is; on machine M;. One wishes to find a preemptive 
schedule of minimum length. 
An optimal schedule can be found in O(n +mlogm) time by an algorithm due to Gonzalez & Sahni 
(1978]. As in Example 11, the algorithm first finds an obvious lower bound t* on the minimum schedule 
length and then constructs a schedule of length t*. Assume that the machines are ordered according to 
nonincreasing speeds and that the m - I largest jobs, ordered according to nonincreasing processing 
requirements, precede then -m +I remaining jobs. The Gonzalez-Sahni algorithm is as follows: 
t* = max{(p1 ls1),(p1 +p2)l(s1 +s2), ... ,(p1 + ... +pm-1)l(s1 + ... +sm-1), 
(p1 + ... +pn)l(s1 + ... +sm)}; 
construct a composite machine with speed si in the interval [(i- l)t*,it*) (i = l, ... ,m) and speed 0 in 
[mt*,oo); 
forJ~ltondo 
find the latest possible interval [s,s + t*) such that the composite machine can process Jj, 
assign the interval [s,s +t*) toJj, 
replace the speed of the composite machine at time s + t by the original speed of the machine at 
times + t* + t, for all t >0. 
After scheduling the m - I largest jobs, the composite machine has in any interval of length t* with 
positive speed a processing capacity that is greater than the processing requirement of any of the remain-
ing jobs. The parallel algorithm first schedules the m - 1 largest jobs; after that, the remaining jobs are 
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scheduled in the same way as in Example 11. The first phase of Martel's algorithm is only sketched here; 
the full story can be found in his paper. 
For each of the large jobs, we compute an interval to which we would like to assign that job. Martel 
observes that, if the intervals of two consecutive jobs overlap, we may combine them into one compound 
job with a processing requirement equal to the sum of the processing requirements of both jobs and find 
an interval of twice the original length on the composite machine. We group consecutively overlapping 
jobs together. If a group contains an odd number of jobs, we schedule the first job in its interval (and 
revise the composite machine as in the sequential algorithm) and combine the second with the third job, 
the fourth with the fifth job and so on, otherwise we combine the first with the second job, the third with 
fourth job and so on. We continue this process until there are at most two compound jobs left. These are 
scheduled sequentially. We now call the same procedure for each of the compound jobs, with the indivi-
dual jobs of the compound job as job set and with the interval assigned to the compound job (extended 
to infinity with speed 0) as composite machine. Since at each recursive step the number of jobs in a new 
problem decreases by a constant factor, the algorithm terminates after a logarithmic number of such 
steps. 
The entire algorithm can be implemented in O(log n + log3 m) time on O(n) processors. It uses the 
sorting algorithm of Ajtai, Komlos & Szemerooi [1983], which requires O(logn) time and O(n) proces-
sors (and thereby provides a substantial improvement over the algorithm from Example 7). 
EXAMPLE 13. Scheduling fixed jobs [Dekel & Sahni 1983b]. Given n jobs lj, each with a starting time sj 
and a completion time tj (j = l , ... ,n ), one wishes to find a schedule on a minirqum number of machines. 
A schedule assigns to each lj a machine M;. It is feasible if the processing intervals (sj,tj) on Mi are 
nonoverlapping for all i; it is optimal if the number of machines that process jobs is minimum. The prob-
lem is also known as the channel assignment problem: n wires are to be laid out between given points in a 
minimum number of parallel channels, each of which can carry at most one wire at any point. 
An optimal schedule can be found in O(nlogn) time by the following simple rule. First, order the jobs 
according to nondecreasing starting times. Next, schedule each successive job on a machine, giving prior-
ity to a machine that has completed another job before. It is not hard to see that, at the end, the number 
of machines to which jobs have been assigned is equal to the maximum number of jobs that require 
simultaneous processing. This implies optimality of the resulting schedule. 
j 2 3 4 5 k 2 3 4 5 6 7 8 9 10 
s1 0 I 3 4 7 Uk 0 2 3 4 5 6 7 8 9 
t1 2 8 5 6 9 t 
(Xk I - i I I -1 - I I - I - I 
(Jj: I 2 2 3 2 
-
{:lk 2 I 2 3 2 I 2 I 0 
"J 2 2 3 2 I 
t 
TT(/): I 2 I 4 4 
-
M1 11 f&ttf~ 13 f~~'.t 
Mi ~~t*W: 12 
M3 r?!:t~~i.~~r@r~~f¥1@ 14 ~:if.{~~ 15 
0 2 3 4 5 6 7 8 9 
FIGURE 7. Scheduling fixed jobs: an instance with n = 5. 
For a polylog parallel implementation, we need a more detailed sequential description of the algo-
rithm [Gupta, Lee & Leung 1979]. We introduce an array u of length 2n containing all starting and com-
pletion times in nondecreasing order; the informal notation 'uk ,...,, s/ ('uk ,..._, t/) will serve to indicate that 
the kth element of u corresponds to the starting (completion) time of lj. We also use a stack S of idle 
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machines; on top of S is always the machine that has most recently completed a job, if such a machine 
exists. 
sort (s 1 , t 1, ... ,sn, tn) in nondecreasing order in ( u 1 ,. •• ,u zn) whereby, 
if tj = sk for some j & k, tj precedes sk; 
S (,.-- stack of n machines; 
fork(,- l to 2n do 
if uk ,..,., sj then take machine from top of Sand assign it to Jj, 
if uk ,..,., tj then put machine assigned to Jj on top of S. 
Figure 7 illustrates the algorithm as well as its parallelization, which is described below. There are four 
phases. 
(i) First, we calculate the number aj of machines that are busy directly after the start of Jj and the 
number 'Tj of machines that are busy directly before the completion of Jj, for j = l, .. .,n: 
sort (s1 ,ti, ... ,smtn) in nondecreasing order in (u 1 , ... ,u2n) whereby, 
if tj = sk for some j & k, tj precedes sk; 
par [I :os;;;k :os;;;2n] ak (,.-- if uk ,..,., sj then I else - I; 
par [I :o;;;;k:o;;;;2n] .Bk(,- sum{ ad I :os;;;/:os;;;k }; 
par [I :os;;;k :os;;;2n] 
if uk ,..,., sj then <Jj(,- ,Bk, 
if uk ,..,., tj then 'Tj(,- .Bk+ I. 
Note that the number of machines we need is equal to maxj { aj}. 
(ii) For each Jj, we determine its immediate predecessor J '11(}) on the same machine (if it exists}. The 
stacking mechanism implies that t~s must be, among the Jk satisfying 'Tk = aj, the one that is completed 
last before the start of Jj; if no such job exists, then it is convenient to take Jj as its own predecessor: 
par[I:os;;;j:os;;;n] 
find k such that 'Tk = aj & tk = max{td t1:os;;;sj,'Tt =aj }, 
w(j) (,.-- if k exists then k else j. 
(iii) For each Jj, we now turn J '11(}> into its first predecessor on the same machine using recursive dou-
bling. The chains formed by the arcs (j, w(j)) are collapsed simultaneously in a logarithmic number of 
steps (cf. Figure 8): 
for/(,-. I to flognl dopar[l:os;;;j:os;;;n]w(j)(,-'TT('TT(j)). 
(ii) 
(iii), I 
(iii), I = 2 
(iii), I = 3 
FIGURE 8. Scheduling fixed jobs: finding the first preceding job 
on the same machine. 
(iv) Finally, we use the 'IT(j)'s to perform the actual machine assignments: 
par[Io;;;;jo;;;;n] assignM0 .,,, toJ1. 
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Using the maximum, partial sums and sorting routines from Examples 5, 6 and 7, we can implement 
this algorithm to require O(logn) time and O(n 2 /logn) processors. 
EXAMPLE 14. Maximum cardinality matching [Karp, Upfal & Wigderson 1986]. Given an undirected 
graph with vertex set Vand edge set E, one wishes to find a matching of maximum cardinality. A match-
ing is a set of vertex disjoint edges. It is perfect if each vertex is incident to an edge. 
Lovasz [1979] gave a randomized algorithm for deciding whether a graph has a perfect matching. It is 
based on the following theorem of Tutte: a graph on n vertices has a perfect matching if and only if the 
determinant of the n X n matrix B = (b;1 ), with biJ = xiJ if { i,j} EE and i <j, biJ = - xiJ if { i,j} EE and 
i>j, and b;1=0 otherwise, is not identically zero in the variables xiJ. Now, we choose a random number 
N, substitute for each variable xiJ a random number from { l, ... ,N} and compute the determinant. If the 
determinant of B is identically zero, then we find the value zero. Otherwise, the probability that we get 
zero is very small. Csanky [1976] showed that computing a determinant belongs to 0le. Therefore, the 
problem of deciding whether a graph has a perfect matching belongs to '!R,':)U?, ,i.e., the class of problems 
solvable by a randomized algorithm in polylog time on a polynomial number of processors. 
The randomized algorithm of Karp, Upfal & Wigderson which actually constructs a perfect matching 
in polylogarithmic time, if it exists, is also based on Tutte's theorem. It is quite complicated, and we refer 
to their paper. As a result, the problems of constructing a maximum cardinality matching and of con-
structing a matching of maximum weight in a graph whose edge weights are given in unary notation also 
belong to '!lt0t.2. The complexity of the maximum cardinality matching problem with respect to deter-
ministic parallel computations is an open question, even for bipartite graphs. 
4. <!J>-COMPLETENESS 
The first <!J>-complete problem was identified by Cook [ 1974]. It involves the solvability of a path system 
and is proved <!J>-complete under log-space transformations by a 'master reduction' in the same spirit as 
Cook's <!)L<!J>-completeness proof for the satisfiability problem. We will not define the path problem here 
and prefer to start from a different point. 
EXAMPLE 15. Circuit value [Ladner 1975; Goldschlager 1977; Goldschlager, Shaw & Staples 1982]. Given 
a logical circuit consisting of input gates, AND gates, OR gates, NOT gates, and a single output gate, and 
given a truth value for each input, is the output TRUE or FALSE? Cf. Figure 9. 
The circuit value problem is trivially in <!J>. Ladner i.ndicated how to simulate any polynomial time 
deterministic Turing machine by a combinatorial circuit with only AND and NOT gates in logarithmic 
work space. It follows that the problem is <!J>-complete. 
Goldschlager extended this result to the cases of monotone circuits, which have no NOT gates, and 
planar circuits, which have a cross free planar embedding, by giving log space transformations from the 
circuit value problem. Circuits which have in addition to input and output gates, only NAND gates (a 
NAND gate is an AND gate followed by a NOT gate) or NOR gates (a NOR gate is an OR gate followed by a 
NOT gate) are able to simulate arbitrary circuits; this not hard to see. Therefore, the circuit value problem 
is also <!J>-complete for circuits with only NAND gates or only NOR gates. Goldschlager, Shaw & Staples 
showed that all these results still hold if each input gate has fan-out one (it appears once as input to 
another gate) and each other gate has fan-out at most two. 
EXAMPLE 16. Linear programming [Dobkin, Lipton & Reiss 1979; Valiant 1982]. Given a finite system of 
linear equations and inequalities in real variables, does it have a feasible solution? 
Linear programming is known to be in <iJ> [Khachian 1979]. Dobkin, Lipton & Reiss established <!J>-
completeness of the problem by giving a log space transformation from the unit resolution problem, a 
variant of the satisfiability problem, that was already known to be <!J>-complete. Valiant gave a more 
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FIGURE 9. A logical circuit. 
straightforward transformation, starting from the circuit value problem. 
The idea is to associate a variable xj with the jth gate, such that xj = I if the gate produces the value 
TRUE and xj = 0 otherwise. More explicitly, 
if gate j is then we introduce the equations and inequalities 
· an input gate with value TRUE, · xj = I, 
· an input gate with value FALSE, · xj = 0, 
·an AND gate with inputs from gates hand i, · xj os;;; xh, xj os;;; x;, Xj ~ 0, Xj ~ xh + x;-1, 
· a NOT gate with input from gate i, · xj = 1-x;, 
· the output gate with input from gate i, · Xj = X;, xj = I. 
OR gates may be excluded. We leave it to the reader to verify that each feasible solution is a 0-1 vector, 
that there exists a feasible solution if and only if the circuit value is TRUE, and that the transformation 
requires logarithmic work space. 
Simple refinements of this transformation show that linear programming remains <3>-complete if all 
coefficients are equal to -1, 0 or l, and each row and column of the constraint matrix contains at most 
three entries. 
EXAMPLE 17. Maximum flow [Goldschlager, Shaw & Staples 1982]. Given a directed graph with specified 
source and sink vertices and with capacities on the arcs, and given a value v, does the graph have a flow 
from source to sink of value at least v? 
The maximum flow problem belongs to <3> [Edmonds & Karp 1972]. It was shown to be <3>-complete by 
a transformation from the monotone circuit value problem. The transformation simulates the implica-
tions of boolean inputs through a circuit with n AND and OR gates by integer flows through a network 
with the gates and an additional source and sink as vertices and with arc capacities of 0(2n). 
We conclude this section by mentioning two related results of a more positive nature. 
(i) The maximum flow problem is solvable in polylog parallel time in the case of planar graphs, due to 
the relation of this case to the shortest path problem [Johnson & Venkatesan 1982]. 
(ii) The problem is solvable in randomized polylog parallel time in the case of unit capacities and in 
the more general case that the capacities are encoded in unary. This follows, through standard transfor-
mations, from the complexity status of the maximum cardinality matching problem as described in 
Example 14. 
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EXAMPLE 18. List scheduling [Helmbold & Mayr 1984]. In the multiprocessor scheduling problem, one is 
given m identical machines M; (i = 1, ... ,m) and n jobs 11, each with a processing time p1 (j = 1, ... ,n), 
and one wishes to find a nonpreemptive schedule of minimum length. A nonpreemptive schedule assigns 
to each 11 a pair (M;,s ), with l ,;;;;;,i ,;;;;;,m and s ;o.O, indicating that 11 is to be processed by M, from times 
to time s + p1. A nonpreemptive schedule is feasible if the processing intervals on M; are non overlappi
ng 
for all i. It is optimal if the maximum job completion time is minimum. 
j: 1 2 3 4 5 
p1: 1 2 3 4 5 
0 2 3 4 5 6 7 
FIGURE 10. List scheduling: an instance with m = 3 and n ,= 5. 
This is an '!}{,0>-hard problem. A popular approximation algorithm is the list scheduling heuristic, 
whereby a priority list of the jobs is given and at each step the earliest available machine is scheduled to 
process the first available job on the list. More formally: 
fori~l tomdos;~O; 
forj~ltondo 
i*~min{ils;,;;;;;,sk,k = 1, ... ,m}, 
assign (M;•,S;•) tol1, 
S;•~S;• +pl. : 
! 
An example is given in Figure 10. The sequential algorithm requires O(nlogm) time. We will show that 
the associated list scheduling problem of deciding about the resulting schedule length is <31-complete for 
m~2. 
? 
FIGURE 11. A circuit with numbered gates and weights assigned to the edges. 
Consider an instance of the circuit value problem with only input and NOR gates. First, we number the 
gates such that each NOR gate rec~ives its inputs from higher numbered gates. We then give the incoming 
arcs to NOR gate i the weights 421 and 421 + . The output arc gets weight 4. Cf. Figure 11. We construct 
the list of jobs as follows. The first has a processing' time that equals the sum of the weights of all 
18 
outgoing arcs of TRUE inputs. In decreasing order of i, we put seventeen jobs on the list for NOR gate i, 
one with length 2·42; + 1, fourteen with length 42; 12, and two with length ( 42; + Vi )12, where V; is the sum 
of the weights of the outgoing arcs of gate i. On two machines, the corresponding list schedule has the 
property that, after scheduling the first job or after scheduling all jobs associated with a gate, the 
difference in the completion times of both machines is equal to the sum of the weights of all arcs that 
have been computed to represent a TRUE value and have not yet been considered as input. In the end, the 
difference in the completion time is 4 if and only if the circuit computes the value TRUE. Checking these 
statements is left as an exercise to the reader. Since the transformation can be performed in logarithmic 
work space, the list scheduling problem is '8'-complete form ;;;;;.2. 
EXAMPLE 19. Nearest neighbor tour for the traveling salesman [Kindervater & Lenstra 1986b]. Given a 
complete undirected graph G with vertex set {1, .. .,n }, a length dij for each edge {i,j} and two specified 
vertices v 1 and v2 , does the Hamiltonian cycle constructed by the nearest n~ghbor heuristic, when 
started at vertex v 1, visit vertex v2 as the last one before returning to vertex v 1? The nearest neighbor 
heuristic is probably the simplest approximation algorithm for the traveling salesman problem. It 
proceeds as follows. 
(i) Start at a given vertex. 
(ii) Among all vertices not yet visited, choose as the next vertex the one that is closest to the current 
vertex. Repeat this step until all vertices have been visited. 
(iii) Return to the starting vertex. 
We will show that the nearest neighbor problem is '8'-complete. For each instance of the circuit value 
problem with only input gates with fan-out one and NAND gates with fan-out at most two, we construct a 
graph in such a way that the circuit value of the considered instance is TRUE if and only if the nearest 
neighbor problem returns a 'yes' answer. 
Let the circuit have m gates. We number them from 1 up tom such that they receive their inputs from 
gates with a lower number. Each gate in the circuit is represented by a subgraph. The nearest neighbor 
tour will visit the subgraphs in the order in which the corresponding gates are numbered in the circuit. 
This ensures that if the tour visits a subgraph corresponding to a non-input gate, it has passed the sub-
graphs corresponding to its input gates. 
from 
k-1 
input i 
I I I I 
I I I I 
I I I \ 
I I I I 
inputj 
FIGURE 12. The representation of NAND gate k. 
to 
k +I 
For NAND gate k (k<m) with fan-out two (ak =a; NAND aj), we construct the subgraph as shown in 
Figure 12. The vertex pairs CD- <D are used to connect the different subgraphs. If gate i is input to gate 
k, a <D - <D pair appears as output in the subgraph for gate i and also as input in the subgraph for gate k. 
The edge length zero assures that corresponding vertices 1 and 2 are always neighbors in the obtained 
tour. If the fan-out is one (zero), we construct the same subgraph with one arbitrary (i)-@ pair of 
. 
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output vertices (without output vertices). The subgraph is constructed in such a way that if the nearest 
neighbor tour enters the subgraph at vertex A from subgraph k -1, it leaves this subgraph through ver-
tex B to subgraph k +I. We associate a TRUE (FALSE) value with this subgraph if the nearest neighbor 
tour on its way from A to B passes (does not pass) through the output vertices. 
When the tour arrives at vertex A from subgraph k-1, there are three possibilities. 
from 
k-1 
. . 
0····0 0····0 
FIGURE 13. TRUE NAND TRUE ~ FALSE 
to 
k+l 
(i) Inputs i and j have both been visited already. In this case the tour must go directly to vertex Band 
then it will choose the edge of length zero to subgraph k + 1. This will be the only case where the output 
vertices are not immediately visited. Note that as a result either output vertex 2 has its corresponding 
vertex I left as its only unvisited neighbor within the subgraph. See Figure 13. 
from 
k-1 
FIGURE 14. TRUE NAND FALSE ~ TRUE 
to 
k +1 
(ii) Either input i or input j is still unvisited. The tour will choose vertex 1 of this unvisited input as 
next vertex, since the edge length is less than the distance to vertex B. From here it goes to the 
from 
k-1 
FIGURE 15. FALSE NAND TRUE~ TRUE 
to 
k+l 
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corresponding vertex 2 (edge length is zero). As noted under (i), this vertex 2 has no unvisited neighbors 
in the subgraph where it appears as output. Therefore, the next vertex must belong to subgraph k, i.e., 
the tour arrives at the outputs. Because edge lengths in a subgraph are proportional to the number of 
that subgraph and outputs belong to subgraphs with a higher number, the nearest neighbor algorithm 
will visit all output vertices and after that vertex B before leaving subgraph k to sub graph k + 1. Cf. Fig-
ures 14 and 15. 
from 
k-1 
FIGURE 16. FALSE NAND FALSE~ TRUE 
to 
k +l 
(iii) Both inputs are unvisited. The tour will pass through all vertices of subgraph k before going to 
subgraph k + 1 (Figure 16). 
Note that in all cases all unvisited input vertices are included in the tour. 
To summarize the results, the nearest neighbor tour from A to B passes through the output vertices if 
and only if at least one of the input vertices is not yet visited. In the circuit value problem, this 
corresponds to the fact that a NAND gate produces the value TRUE if and only if at least one of the inputs 
is FALSE. 
from 
k-1 
from 
k-1 
I I 
I I 
I I 
I I 
output 
(a) The representation of a TRUE input 
I I I I 
I I I I 
output 
(b) The representation of a FALSE input 
FIGURE 17. The representation of input k. 
to 
k+l 
to 
k+l 
For TRUE and FALSE inputs we construct the subgraphs as shown in Figure 17. The representation of 
NAND gate m (the last one) has a somewhat special structure. The output vertices are replaced by a vertex 
C. Both vertex Band Care connected to input 1 (see Figure 18). If the tour arrives at vertex A of this 
gate and we are in situation (i), the tour will go directly to vertex B and from there to vertex C before it 
leaves subgraph m. Otherwise vertex B will be the last vertex to be visited of this last subgraph. 
It should now be clear that a nearest neighbor tour starting at the A-vertex of input 1 visits the B-
vertex of the last gate as the last vertex if and only if the circuit computes the value TRUE. Since the 
transf ermation can be performed using work space which is logarithmic in the size of the circuit, the 
from 
m-1 
input i 
I I I I 
I I I I 
3m+2 
I I I I 
I I I I 
inputj 
FIGURE 18. The representation of NAND gate m. 
to 
1 
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nearest neighbor problem is 0'-complete. So, the construction of a nearest neighbor traveling salesman 
tour will probably require superpolylogarithmic work space or superpolylogarithmic parallel time. 
5. ENUMERATIVE METHODS 
The optimal solution to ~0'-hard problems is usually found by some form of implicit enumeration of the 
set of all feasible solutions. In this section we will consider the parallelization of the two main types of 
enumerative methods: dynamic programming and branch and bound. We have already seen that, from a 
worst case point of view, intractability and superpolynomiality are unlikely to disappear in any reason-
able machine model for parallel computations. In a more practical sense, parallelism has much to off er to 
extend the range in which enumerative techniques succeed in solving problem instances to optimality. 
Little work has been done in this direction, but we feel that the design and analysis of parallel enumera-
tive methods is an important and promising research area. 
5.1. Dynamic programming 
Dynamic programming algorithms for combinatorial problems typically perform a regular sequence of 
many highly similar and quite simple instructions. Hence, they seem to be suitable for implementation in 
a systolic fashion on synchronized MIMD or even SIMD machines. This has been observed by Casti, 
Richardson & Larson [1973] and Guibas, Kung & Thompson [1979], and will be illustrated on the knap-
sack problem in Example 20. 
EXAMPLE 20. Knapsack. Given n items j, each with a profit c1 and a weight a1 (j = l, ... ,n), and given a 
knapsack capacity b, one wishes to find a subset of the items of maximum total profit and of total weight 
at most b. The problem is ~0'-hard [Garey & Johnson 1979]. 
It is convenient to introduce the notation 
C(m,n,b) = maxs!:{m, ... ,n} {};JESCj I };JESaj~b }. 
According to Bellman's principle of optimality, one attains the maximum profit C(l,n,b) by excluding 
item n and taking the profit C(l,n-1,b) or by including item n and adding cn to the profit 
C(l,n -1,b-an). A recursive application of this idea gives the following dynamic programming algo-
rithm [Bellman 1957): 
for H-0 tobdo C(l,O,z)~O; 
forj~ltondo 
for z~o to a1- I do C(l,j,z)~ C(l,j-1,z), 
for z,~a1 to b do C(l,j,z)~ max{ C(l,j-1,z),C(l,j-1,z -a1)+c1 }. 
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The algorithm runs in O(nb) time. (Note that this is exponential in the problem size. Since it is polyno-
mial in the problem data, it is called 'pseudopolynomial'.) The obvious parallelization is to handle the 
stages j (Oo;;;,j ~n) sequentially and, at stage j, to handle the states ( l ,j,z) (Oo;;;,z o;;;,b) in parallel [Casti, 
Richardson & Larson 1973]: 
ALGORITHM KS l 
par[O~z~b] C(l,O,z)~O; 
forJ~ 1 ton do 
par [O~z<aj] C(l,j,z)~ C(l,j-1,z), 
[aj~z~b] C(l,j,z)~max{ C(l,j- l,z),C(l,J-1,z -aj)+cj }. 
This requires O(n) time and O(b) processors with a processor utilization of 0(1). 
We can achieve a running time that is sublinear inn by observing that 
C(l,n,b) = maxo.;;y..;;b{C(I,m,b-y)+C(m+l,n,y)} 
for any m E { l, ... ,n - 1 }. It is of interest to note that this more general recursion was proposed by Bell-
man & Dreyfus [1962] in the context of parallel computations. If we choose m = n -1, the previous 
recursion results as a special case. If we choose m = n 12, then we get another dynamic programming 
algorithm for the knapsack problem (where it is assumed that n is a power of 2): 
ALGORITHM KS2 
par [l~j~n] par [O~z<aj] C(j,j,z)~O, 
[a1 ~z~b] C(j,j,z)~cj; 
for 1~ I to logn do 
k~21, 
par [O~j<nlk] par [O~z~b] C(jk+ l,jk+k,z) 
~maxo.;;;y.;;;z{C(jk+ l,jk+l/2k,z-y)+C(jk+ 1!2k+ l,jk+k,y)}. 
The algorithm requires O(nb 2) time on a single processor and O(logn logb) time on O(nb2 /logb) pro-
cessors. While the parallel running time is probably the best one can hope for (it might be called 'pseudo-
polylogarithmic'), the number of processors is huge. This number can be reduced by a factor of 
logn logb by application of the first algorithm to produce starting solutions for the second algorithm. 
The modified algorithm has three phases: 
(i) Separate then items into g groups of n I g items each. 
(ii) Apply Algorithm KSl to each group, in parallel: O(n/g) time, O(gb) processors. 
(iii) Apply Algorithm KS2, starting with g groups rather than with n items: O(logglogb) time, 
O(gb2 /log b) processors. 
We now set g = r n I (log n lo~ b) l to arrive at an algorithm that still requires O(log n log b) time but 
using 'only' O(nb 2 /(logn (logb) )) processors. 
Algorithm KSl has been implemented on two existing parallel computers. Before reporting on the 
results in Example 21, we describe the architectures in question. 
The !CL Distributed Array Processor (DAP) [Hockney & Jesshope 1981] is a commercially available 
two-dimensional mesh connected SIMD computer with 64 X 64 processors. Each processor is connected 
to its four neighbors, with wraparound connections at the boundaries, and has its own local memory. 
System software makes it possible to look at the 4096 processing elements as if they were located in a 
one-dimensional array, each processor being connected to only two neighbors. The processors are capa-
ble of simultaneously performing the same instruction on local data, with the restriction that the data 
have to reside at exactly the same place of the respective local memories. Masking a processor has the 
effect that the result of the instruction executed is not stored; this makes conditional operations possible. 
If for a particular problem the number of processors is not sufficient, the problem has to be decom-
posed into subproblems and the solutions to these subproblems have to be combined. This corresponds 
to simulating a DAP of size bigger than 64 by 64. 
" 
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The performance of a program is measured by counting the number of instructions executed by the 
DAP. To estimate the CPU time, the number of instructions is multiplied by the average time needed for 
an instruction. However, differences between the frequencies of the various instructions in a particular 
program are neglected. There is no way to measure the CPU time of the DAP exactly. 
The Manchester data.flow machine [Gurd, Kirkham & Watson 1985] is an experimental computer, 
based on the concept of dataflow. This is a technique for representing computations in terms of directed 
graphs. The nodes of the graph are instructions to be performed and the arcs are data routes. The data 
transmitted over the arcs are represented as tokens. A node accepts the tokens from its incoming arcs, 
performs an operation on them, and sends the results away on its outgoing arcs. Whether or not two 
nodes can be executed concurrently depends on whether or not one of the two nodes needs the output of 
the other as input. Arcs not starting at a node receive the input data and arcs not ending at a node pro-
duce the output. 
A node is enabled (can start its execution) as soon as the required tokens have arrived on the incoming 
arcs. The execution of a node may not be immediate, but will happen eventually. The time needed to 
execute instructions or to transport tokens from one node to another may vary. It is assumed, however, 
that all these times are finite. The computation is completely asynchronous. It can therefore happen that 
tokens have to wait for others on incident input arcs. A second consequence is that a dataflow graph in 
general allows for different execution sequences. 
Figure 19 shows a possible execution sequence in a dataflow graph which calculates x 2 -xy using 
primitive boxes DUP (which duplicates its input), j2 (which produces the square of its input), X (which 
multiplies its inputs with each other) and - (which subtracts the right input from the left input); stars 
( *) represent the generated tokens moving through the graph. 
x y x y x y x y 
FIGURE 19. A dataflow graph with a possible execution sequence. 
Exploiting the parallelism contained in the dataflow model of computation requires an unconven-
tional hardware organization. A general purpose dataflow machine needs a data structure of some sort to 
represent the dataflow graph of any particular problem. On the Manchester datafiow machine this data 
structure consists of labeled nodes containing the instruction to be performed and the destination of the 
results. 
The Manchester dataflow machine consists of a ring of elements each performing a special task (see 
Figure 20). A token consists of a value and a destination node. The token queue dispatches tokens, one at 
a time, to the matching unit. This is an associative memory, which groups tokens With the same destina-
tion node into packages and sends them to the node store. The matching unit stores tokens until their 
partners have arrived. For efficiency reasons, only packages of one or two tokens are allowed. The node 
store contains the datafiow graph to be executed; each node of the graph consists of the instruction to be 
performed and the destination of the results. The node store adds this information to the package that 
arrives a1ld sends the whole as an executable package to the processing unit. The processing unit sends 
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the package via a distribution network to an idle processing element. After processing, the results arrive 
via an arbitration network at the switch. The switch inserts input tokens into the ring and removes output 
tokens; non-output tokens are sent along to the token queue. 
output 
switch 
input 
token 
queue 
matching 
unit 
processing unit 
node 
store 
r--------------------------------1 
processing 
IE:---1 element IE:---1 
network 
processing 
IE:---1 element IE:---1 ' 
I I 
L--------------------------------J 
FIGURE 20. The Manchester dataflow machine. 
The processing unit makes use of fine grained MIMD-type parallelism. The degree of parallelism 
depends on the number of processing elements. On a higher level, the units in the ring continuously per-
form operations on the flow of packages, which gives a parallelism as in an assembly line. 
The critical part of the system is the matching unit. All units can be tailored to meet its maximum 
throughput capacity. For example, the speed of the processing unit can be adapted by adding or remov-
ing processing elements. One way to overcome this bottleneck is to construct several rings and connect 
them through the switch, which then becomes a full interconnection network. The Manchester dataflow 
machine presently consists of a single ring with twenty processing elements. 
The performance of a program is measured by its CPU time. An emulator of the dataflow machine on 
a sequential computer can be used to obtain additional information. The emulator considers the 
dataflow machine as a synchronized MIMD machine with an unbounded number of processors, in 
which the output of a node is immediately available to successor nodes and enabled nodes are executed 
without delay. The two fundamental time measurements are S 1, the number of time steps if only one 
processing element is available (i.e., the total number of instructions executed), and S 00 , the number of 
time steps with an unlimited number of processing elements (i.e., the critical path length of the underly-
ing dataflow graph). The ratio .,, = S 1 IS 00 measures the average parallelism in a program. A more 
detailed trace of the behavior of a program can be obtained if desired. 
EXAMPLE 21. Knapsack [Kindervater & Trienekens 1988]. For the implementation of Algorithm KSI on 
the OAP, this machine is considered as a one-dimensional array of processors, numbered from 0 until 
4095. As in Example 20, the values C(l,j,z) are computed for z = O, ... ,b in parallel and for j = l, ... ,n in 
sequence, where processor z computes the values C(l, l,z), C(l,2,z), ... ,C(l,n,z). At stage j, a processor 
needs its own C-value, that of its arth left-hand neighbor, and c1. The computations and data move-
ments can be accomplished for all processors in parallel, as long as bis no greater than 4095. 
Three types of problem instances were generated. For type 1, the profits and weights were drawn uni-
formly from {1, ... ,64}. For types 2 and 3, 512 and 1024 were added to all profits and weights. For each 
type, three instances were created with 100, 200 and 300 items respectively; the capacity was set at 4095, 
which.is the largest problem size solvable on the OAP without decomposition. 
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Results are more or less as expected. The estimated CPU time is linear in n. However, there is no dis-
tinction among the different types. Since the distance which data have to travel increases with the type 
number, one would expect an increase in computing time as well. The only information which can be 
retrieved from the DAP, however, is the number of instructions performed and that number appears to 
be the same for the three problem types. The running times are twenty times better than on the 
CDC/CYBER-170-750; cf. Figure 21. 
n type DAP CYBER-170-750 
100 1 0.019 0.257 
100 2 0.019 0.420 
100 3 0.019 0.359 
200 1 0.038 0.832 
200 2 0.038 0.828 
200 3 0.038 0.704 
300 1 0.058 1.373 
300 2 0.058 1.238 
300 3 0.058 1.047 
FIGURE 21. Knapsack Algorithm KSl on the DAP and the CYBER-170-750: 
running times in seconds for instances with b = 4095. 
On the Manchester datafiow machine, the computation is completely asynchronous. It may therefore 
happen that values of different stages are evaluated at the same time. However, the maximum speedup 
remains O(b). 
Since the datafiow computer is an experimental machine with limited hardware capacity, only very 
small problem instances could be run. The profits and weights are drawn from { 1, ... ,100}. Instances with 
n = 10, 20, 30, 40 and b = 100, 200, 300 were generated. 
n 
10 
20 
30 
40 
b = 100 b =200 b = 300 n. b = 100 b =200 
418 431 437 10 30 70 
756 765 784 20 37 85 
1091 1109 1122 30 39 89 
1443 1466 1479 40 41 89 
.. (a) Cnhcal path length S 00 • (b) Average parallelism 'IT. 
FIGURE 22. Knapsack Algorithm KS 1 on the emulator 
of the Manchester datafiow machine. 
b = 300 
106 
128 
135 
133 
Figure 22 shows the results of the emulator. The critical path length S 00 is about linear in n, and the 
average parallelism 7T grows with b. With increasing b more elements fit into the knapsack, which 
explains the increase of S 00 for constant n. For the problem instances considered, the hardware results 
are comparable: for less than ten processors, the speedup is almost linear; beyond that, hardly any gain 
is made (cf. Figure 23). 
5.2. Branch and bound 
Branch and bound methods generate search trees in which each node has to deal with a subset of the 
solution set. Since the instructions performed at a node very much depend on the particular subset asso-
ciated with that node, it is more appropriate to implement these methods in a distributed fashion on 
asynchronous MIMD machines. An initial analysis of distributed branch and bound, in which the pro-
cessors communicate only to broadcast new solution values or to redistribute the remaining work load, is 
given by El-Oessouki & Huen [1980]. In a sequential branch and bound algorithm, the subproblems to 
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FIGURE 23. Knapsack Algorithm KSl on the Manchester datafiow machine: 
a typical speedup curve. 
be examined are given a priority and from among the generated subproblems the one with the highest 
priority is selected next. In a parallel implementation, several subproblems are examined at the same 
time. The point in time at which a subproblem becomes available depends on the number of processors, 
and this influences how the tree is searched. One can construct examples of anomalous behavior in which 
p processors together are slower than a single processor, or more than p times as fast. 
Examples 22, 23 and 24 discuss the implementation and anomalous behavior of branch and bound 
algorithms for the traveling salesman problem and the job shop scheduling problem. Example 25 deals 
with anomalies on a more theoretical basis. Example 26 reports on work in progress concerning the 
development of a theoretical model to analyze the distribution of work in a master-slave architecture. 
(a) Sequential search; node t is selected at time t. 
(b) Parallel search by three processors; 
node t Ip is selected at time t by processor p . 
FIGURE 24. Depth first tree search. 
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EXAMPLE 22. Traveling salesman [Pruul 1975]. The traveling salesman problem was already described in 
Example 10. A traditional branch and bound method for its solution uses a bounding mechanism based 
on the linear assignment relaxation, a branching rule based on subtour elimination, and a strategy for 
selecting new nodes for examination based on depth first tree search. The details are of no concern here 
and can be found in the book by Lawler, Lenstra, Rinnooy Kan & Shmoys [1985]. Figure 24(a) shows a 
search tree in which the nodes have been labeled in order of examination. 
Pruul designed a parallel version of this method for an asynchronous MIMD machine. Each processor 
performs its own depth first search; when it encounters a node that has already been selected by another 
processor, it selects in the subtree rooted by that node an unexamined node at the highest level. Figure 
24(b) illustrates the process. 
The lack of parallel hardware forced Pruul to simulate the algorithm on a sequential computer. An 
empirical analysis for ten 25-vertex problems yielded average speedups that were greater than the 
number of processors. This may be confusing at first sight, but the explanation is simple and lies outside 
the area of parallel computing. The simulated parallel algorithm is nothing but a sequential algorithm 
that is based on a mixture of depth first and breadth first tree search. Such complex strategies have not 
yet been explored in any detail and might be quite powerful. 
The IBM Loosely Coupled Array of Processors (LCAP) [Di Chio & Zecca 1985] consists of a master pro-
cessor (IBM/4381-3) which is connected to ten slave processors (FPS/164); cf. Figure 25. On the master 
processor, at most ten processes run in parallel in a time sharing mode. To each of these, a slave proces-
sor can be assigned. A process can pass part of its work on to the slave processor, thereby creating true 
parallelism. As long as the slave is running, it cannot be influenced from outside and the invoking pro-
cess on the master has to wait. Communicating with a slave processor is time consuming. Therefore, it 
does not pay to send very small tasks. 
IBM/4381-3 
FPS FPS FPS FPS FPS FPS FPS FPS FPS FPS 
164 164 164 164 164 164 164 164 164 164 
FIGURE 25. The IBM/LCAP. 
For the communication between the processes on the master, one has basically to choose between two 
systems: 
(i) The processors are considered as equivalent. They share part of the memory of the master proces-
sor. 
(ii) The processes are considered as slave processes, and a master process is created. The master pro-
cess is able to communicate with the slave processes; messages between slave processes have to be sent 
through the master process. 
The limited control over the slave processors together with the restrictions on the interprocess com-
munication makes the LCAP a rather rigid MIMD computer. In its present state, it is not well fit for 
algorithms in which the need for communication arises at run time. 
EXAMPLE 23. Job shop [Kindervater 1986]. Given are n jobs and m machines. A machine can handle at 
most one job at a time. A job consists of a chain of operations, each of which requires an uninterrupted 
given processing time on a given machine. The purpose is to find a schedule of minimum length. This 
9L<?P-hard problem [Garey & Johnson 1979] appears to be very difficult. Already small instances are hard 
to solve. The branch and bound algorithm from Lageweg, Lenstra & Rinnooy Kan [1977] computes 
lower bounds by relaxing the capacity constraints on all machines but one, creates subproblems by 
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scheduling operations all of whose predecessors have been scheduled, uses depth first search, and obtains 
approximate solutions on a few equidistant levels of the search tree. 
The implementation on the IBM/ LCAP uses the second interprocess communication system. The 
master process generates the search tree up to a certain depth. Nodes neither branched from nor elim-
inated are ordered according to increasing lower bounds and put in a queue. The master process sends 
nodes from the front of this queue to idle slave processes. A slave performs a complete depth first search 
starting from the node it receives. If a better overall solution is found, it is sent to the master, which in 
turn informs the other slaves. If there are idle slaves and the queue of nodes of the master is empty, the 
master asks the busy slaves to pass on some of their work so as to refill its queue. The master process is 
run on the IBM machine and the slave processes pass the evaluation of the search tree on to the FPS sys-
tems. Since the software does not allow slaves to be interrupted by the master, it is necessary that they 
regularly report to the master. The report period has to be carefully chosen such that important news is 
quickly distributed and not too many unnecessary communications occur. 
The algorithm shows a nondeterministic behavior. When the algorithm is run on the same instance 
several times, the distribution of the work over the processors varies, different search trees may be gen-
erated and different optimal solutions may be found. 
number maximum number of nodes total number 
of slaves branched by a slave of nodes 
I 11358 11423 
2 2300 4609 
3 1455 3320 
4 900 2268 
5 900 2667 
6 900 3397 
7 978 5143 
8 700 3364 
9 800 3457 
10 800 3646 
FIGURE 26. The job shop algorithm on the LCAP: 
an instance with twenty jobs and five machines. 
The performance of the algorithm is illustrated on an instance with twenty jobs, each consisting of five 
operations, and five machines [Muth & Thompson 1963]. Reported are the maximum number of nodes 
branched by a slave, which indicates the parallel computing time, and the number of nodes branched by 
the master and slaves together, which represents the total amount of work. The master branches 65 
nodes, resulting in an initial queue of 269 nodes. The slaves report to the master every 100 nodes. The 
results of a single run for each number of slaves are given in Figure 26. When the number of slaves 
increases from one to four, the maximum number of nodes branched by a slave decreases more than pro-
portionally; this expresses a speedup anomaly. For higher numbers of processors, the maximum remains 
about the same. This is because the master gets into trouble. It is too slow for serving the communication 
requests of the slaves properly. A small number of slaves is served frequently, the others are waiting most 
of the time. 
The Boulder Distributed Processing Utilities Package (DPUP) [Gardner, Gerard, Mowers, Nemeth & 
Schnabel 1986] has been developed to facilitate the use of a local area network of the University of 
Colorado at Boulder. The network consists of a small number of Pyramid and Sun work stations, which 
run the Berkeley Unix 4.2 operating system and are connected on an ethernet (see Figure 27). The ether-
net makes it possible to send messages between processes on any two machines. The configuration can 
therefo;e be considered as an asynchronous MIMD computer. 
work 
station 
work 
station 
ethernet 
work 
station 
work 
station 
FIGURE 27. Work stations connected on an ethernet. 
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DPUP enables a process to create remote processes on any desired machines and to establish com-
munication links with them. In this way, a tree of processes can be created. In principle, it is possible to 
implement any communication network. Communication between processes is completely asynchro-
nous. The sending process stores the message in a buff er and may continue immediately after that. The 
receiving process empties the buffer as it is ready to do so. A process can be interrupted, for example to 
force important messages to be read at once. This software makes the system very flexible. 
An ethemet allows for only one message to be sent at a time: communications are handled subse-
quently. In case of heavy traffic, the ethernet becomes the bottleneck of the system. 
EXAMPLE 24. Traveling salesman [Trienekens 1986]. The traveling salesman problem was described in 
Example 10 and a possible implementation of a parallel algorithm for its solution was discussed in 
Example 22. Trienekens considered a branch and bound algorithm with a lower bound based on I-trees 
and a branching scheme of Jonker & Volgenant (cf. Lawler, Lenstra, Rinnooy Kan & Shmoys [1985]). 
The implementation using the Boulder DPUP is based on the master-slave principle. The master pro-
cess keeps track of the nodes that are to be considered for branching. An idle slave process receives a 
node with the least lower bound from the master, branches this node, performs the lower bound compu-
tations, and sends the results back to the master. The advantage of this strategy over the one presented in 
Example 23 is that the master has full knowledge of the search tree generated so far. A disadvantage is 
the number of communications. Since a lot of work is involved in the lower bound computations, the 
time for node evaluation will dominate the time for interprocessor communication; in Example 23, the 
situation is the other way around. 
The algorithm was run on a set of five Pyramid work stations, which have unequal processing power. 
Each work station executes a slave process; the most powerful work station also takes care of the master 
process. 
The algorithm displays a nondeterministic behavior. The computational results are promising. 
Already for small search trees, with 30 to 60 nodes branched, a processor utilization (which is corrected 
for the different processor speeds) of more than 60 percent is achieved. The largest search tree, with 260 
nodes branched for the solution of a Euclidean 75-city instance, gave a processor utilization of 93 per-
cent. 
EXAMPLE 25. Anomalous behavior [Burton, Huntbach, McKeown & Rayward-Smith 1983; Lai & Sahni 
1984]. Assume that the evaluation of a node in a branch and bound tree takes constant time and that 
after the evaluation of the current set of nodes the processors collectively decide which set of nodes is to 
be evaluated next on the basis of a priority of each node. Burton, Huntbach, McKeown & Rayward-
Smith give examples in which two processors are more than twice as fast as a single processor, or slower 
than a single one. In Figures 28 and 29 both cases are illustrated. The numbers represent the priorities of 
the nodes; the node indicated by the box contains enough information to cause termination of the algo-
rithm. 
In the tree of Figure 28, a single processor first evaluates the root, creating two children. Since the 
right node has the lower priority of the two, the left node is evaluated first and the nodes of th~ large sub-
tree follow. <Only after the entire subtree is exhausted, the right node is evaluated, and one step later the 
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large tree with priorities greater than one 
FIGURE 28. Anomalous behavior: best case for two processors. 
optimal solution is found. A two-processor machine first evaluates the root. Then either processor takes 
a node, and the same happens at the next step. At that point the algorithm terminates. Hence, the two-
processor system needs only three steps, while the number of nodes in the large subtree determines the 
running time for a single-processor computer. 
/ 
/ 
/ ' 
' 
' / ' 
, _________________ ,.::. 
large tree with priorities greater than two 
FIGURE 29. Anomalous behavior: worst case for two processors. 
In the tree of Figure 29, a single processor first evaluates the root, creating two children. Since the 
right node has the higher priority of the two, it is evaluated first. The box node is generated, and 
evaluated immediately, since it has a higher priority than the only other available node, the left son of 
the root. The algorithm terminates in three steps. A two-processor system evaluates the root at the first 
step, its two sons at the second step and after that the nodes of the subtree, since they have a higher 
priority than the box node. In this case, the algorithm runs longer with two processors than with only 
one. 
Lai & Sahni also provide examples of anomalous behavior. This work has been extended by Lai & 
Sprague [ 1985, 1986] and by Li & Wah [ 1986], who further investigate the conditions for the occurrence 
of anomalies in parallel branch and bound. 
ExAMPLE 26. Analysis of branch and bound algorithms on a master-slave architecture [Boxma & Kinder-
vater 1987]. The model for parallel branch and bound discussed in Example 24 is appealing. A master 
process keeps track of the set of nodes that have been generated but not yet evaluated, and a number of 
slave processes perform the evaluation and generation of nodes. The master orders the set of nodes 
according to a priority function. Each slave receives one node from the master and returns the results of 
its computations. If the search tree is big, the set of nodes the master has to handle will grow. At some 
point, the master becomes too slow to process the amount of incoming nodes. Assume that a slave 
receives a new node from the master as soon as it becomes idle, without waiting for the master to process 
" 
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its previous results. It is then possible to develop a queueing network model in which the trade-off 
between the speeds of master and slaves can be analyzed. It can be shown that for big search trees the 
number of nodes ordered by the master and awaiting release to the slaves will approach an asymptotic 
value, while the queue of nodes in front of the master will grow. 
REFERENCES 
M. AJT Al, J. KOML6S AND E. SZEMEREDI (1983). Sorting in clog n parallel steps. Combinatorica 3, 1-19. 
H. ALT, T. HAGERUP, K. MEHLHORN, F.P. PREPARATA (1986). Deterministic simulation of idealized 
parallel computers on more realistic ones. J. GRUSKA, B. ROVAN, J. WIEDERMANN (eds.). Mathematical 
Foundations of Computer Science 1986, Lecture Notes in Computer Science 233, Springer, Berlin, 199-
208. 
B. AWERBUCH, A. ISRAELI, Y. SHILOACH ( 1984). Finding Euler circuits in logarithmic parallel time. Proc. 
16th Annual ACM Symp. Theory of Computing, 249-257. 
R.E. BELLMAN ( 1957). Dynamic Programming, Princeton University Press, Princeton, NJ. 
R.E. BELLMAN, S.E. DREYFUS (1962). Applied Dynamic Programming, Princeton University Press, Prince-
ton, NJ. 
J. L. BENTLEY (l 980). A parallel algorithm for constructing minimum spanning trees. J. Algorithms 1, 51-
59. 
J.L. BENTLEY, H.T. KUNG (1979). A tree machine for searching problems. Proc. 1979 Internal. Conf 
Parallel Processing, 257-266. 
C. BERGE, A. GHOUILA-HOURI (1962). Programmes, Jeux et Reseaux de Transports, Dunod, Paris. 
OJ. BoXMA, G.A.P. KlNDERVATER (1987). A Queueing Network Mode/for Analyzing a Class of Branch 
and Bound Algorithms on a Master-Slave Architecture, Report OS-R8717, Centre for Mathematics and 
Computer Science, Amsterdam. 
F.W. BURTON, M.M. HUNTBACH, G.P. MCKEOWN, VJ. RAYWARD-SMITH (1983). Para/le/ism in 
Branch-and-Bound Algorithms, Report CSA/3/ 1983, University of East Anglia, Norwich. 
J. CAST!, M. RICHARDSON, R. LARSON (1973). Dynamic programming and parallel computers. J. Optim. 
Theory Appl. 12, 423-438. 
A.K. CHANDRA, D.C. KOZEN, LJ. STOCKMEYER (1981). Alternation. J. Assoc. Comput. Mach. 28, 114-
133. 
L. CSANKY (1976). Fast parallel matrix inversion algorithms. SIAM J. Comput. 5, 616-623. 
S.A. CooK (1974). An observation on time-storage trade off. J. Comput. System Sci. 9, 308-316. 
S.A. CooK (1981). Towards a complexity theory of synchronous parallel computation. Enseign. Math. (2) 
27, 99-124. 
E. DEKEL, D. NASSIMI, S. SAHNI (1981). Parallel matrix and graph algorithms. SIAM J. Comput. 10, 
657-675. 
E. DEKEL, S. SAHNI (1983a). Binary trees and parallel scheduling algorithms. IEEE Trans. Comput. C-32, 
307-315. 
E. DEKEL, S. SAHNI (1983b). Parallel scheduling algorithms. Oper. Res. 31, 24-49. 
P. DI CHIO, V. ZECCA (1985). IBM ECSEC Facilities: User's Guide, Report G513-4080, IBM European 
Center for Scientific and Engineering Computing, Rome. 
E.W. DIJKSTRA (1959). A note on two problems in connexion with graphs. Numer. Math. 1, 269-27 l. 
D. DOBKIN, RJ. LIPTON, S. REISS (1979). Linear programming is log-space hard for P. Inform. Process. 
Lett. 8, 96-97. 
J. EDMONDS, R.M . .KARP (1972). Theoretical improvements in algorithmic efficiency for network flow 
problems. J. Assoc. Comput. Mach. 19, 248-264. 
0.1. EL-DESSOUKI, W.H. HuEN (1980). Distributed enumeration on between computers. IEEE Trans. 
Comput. C-29, 818-825. Note: in the title, read 'network' for 'between'. 
M.J. FLYNN (1966). Very high-speed computing systems. Proc. IEEE 54, 1901-1909. 
TJ. GARDNER, I.M. GERARD, C.R. MOWERS, E. NEMETH, R.B. SCHNABEL (1986). DPUP: a Distributed 
ProcessilJg Utilities Package, Report CU-CS-337-86, University of Colorado, Boulder. 
32 
M.R. GAREY, D.S. JOHNSON (1979). Computers and Intractability: a Guide to the Theory of NP-
Comp/eteness, Freeman, San Francisco. 
L.M. GOLDSCHLAGER (1977). The monotone and planar circuit value problems are log space complete 
for P. SIGACT News 9.2, 25-29. 
L.M. GOLDSCHLAGER (l 982). A universal connection pattern for parallel computers. J. Assoc. Comput. 
Mach. 29, 1073-1086. 
L.M. GOLDSCHLAGER, R.A. SHAW, J. STAPLES (1982). The maximum fiow problem is log space complete 
for P. Theoret. Comput. Sci. 21, 105-111. 
T. GONZALEZ, S. SAHNI ( 1978). Preemptive scheduling of uniform processor systems. J. Assoc. Comput. 
Mach. 25, 92-101. 
L.J. GUIBAS, H.T. KUNG, C.D. THOMPSON (l 979). Direct VLSI implementation of combinatorial algo-
rithms. Caltech Conf. VLSI, 509-525. 
U.I. GUPTA, D.T. LEE, J.Y.-T. LEUNG (1979). An optimal solution for the channel-assignment problem. 
IEEE Trans. Comput. C-28, 807-810. 
J.R. GuRD, C.C. KIRKHAM, I. WATSON (1985). The Manchester prototype datafiow computer. Comm. 
ACM 28, 34-52. 
D. HELMBOLD, E. MAYR (1984). Fast Scheduling Algorithms on Parallel Computers, Report CS-84-1025, 
Stanford University, CA. 
R.W. HocKNEY, C.R. JESSHOPE (1981). Parallel Computers: Architecture, Programming and Algorithms, 
Hilger, Bristol. 
D.B. JOHNSON, S.M. VENKATESAN (1982). Parallel algorithms for minimum cuts and maximum flows in 
planar networks (preliminary version). Proc. 23rd Annual IEEE Symp. Foundations of Computer Sci-
ence, 244-254. 
D.S. JOHNSON ( 1983). The NP-completeness column: an ongoing guide; seventh edition. J. Algorithms 4, 
189-203. 
A.R. KARLIN, E. UPFAL (1986). Parallel hashing- an efficient implementation of shared memory (prelim-
inary version). Proc. 18th Annual ACM Symp. Theory of Computing, 160-168. 
R.M. KARP, E. UPFAL, A. WIGDERSON (1986). Constructing a perfect matching is in Random NC. Com-
binatorica 6, 35-48. 
L.G. KHACHIAN (1979). A polynomial algorithm in linear programming. Soviet Math. Dok/. 20, 191-194. 
G.A.P. KINDERVATER (1986). A Parallel Branch and Bound Algorithm for the Job Shop Problem, Presenta-
tion, 8th European Conference on Operational Research, Lisbon, September 15-19, 1986. 
G.A.P. KINDERVATER, J.K. LENSTRA (1985). Parallel algorithms. M. O'HEIGEARTAIGH, J.K. LENSTRA, 
A.H.G. RINNOOY KAN (eds.). Combinatorial Optimization: Annotated Bibliographies, Wiley, Chiches-
ter, Ch. 8. 
G.A.P. KINDERVATER, J.K. LENSTRA (1986a). An introduction to parallelism in combinatorial optimiza-
tion. Discrete Appl. Math. 14, 135-156. 
G.A.P. KINDERVATER, J.K. LENSTRA (l986b). The Parallel Complexity of TSP Heuristics, Report 0S-
R8609, Centre for Mathematics and Computer Science, Amsterdam. 
G.A.P. KINDERVATER, H.W.J.M. TRIENEKENS (1988). Experiments with parallel algorithms for combina-
torial problems, European J. Oper. Res., to appear. 
R.E. LADNER (1975). The circuit value problem is log space complete for P. SIGACT News 7.1, 18-20. 
B.J. LAGEWEG, J.K. LENSTRA, A.H.G. RINNOOY KAN (1977). Job-shop scheduling by implicit enumera-
tion. Management Sci. 24, 441-450. 
T.-H. LAI, S. SAHNI (1984). Anomalies in parallel branch-and-bound algorithms. Comm. ACM 27, 594-
602. 
T.-H. LAI, A. SPRAGUE (1985). Performance of parallel branch-and-bound algorithms. IEEE Trans. 
Comput. C-34, 962-964. 
T.-H. LAI, A. SPRAGUE (1986). A note on anomalies in parallel branch-and-bound algorithms with one-
to-one bounding functions. Inform. Process. Lett. 23, 119-122. 
33 
E.L. LAWLER (1976). Combinatorial Optimization: Networks and Matroids, Holt, Rinehart and Winston, 
New York. 
E.L. LAWLER, J.K. LENSTRA, A.H.G. RlNNOOY KAN, D.B. SHMOYS (eds.) (1985). The Traveling Salesman 
Problem: a Guided Tour of Combinatorial Optimization, Wiley, Chichester. 
G.-J. LI, B.W. WAH (1986). Coping with anomalies in parallel branch-and-bound algorithms. IEEE 
Trans. Comput. C-35, 568-573. 
L. LovAsz (1979). Determinants, matchings and random algorithms. L. BUDACH (ed.). Fundamentals of 
Computing theory, FCT '79, Akademie Verlag, Berlin, 565-574. 
C.U. MARTEL (1986). A Parallel Algorithm for Preemptive Scheduling of Uniform Machines, Preprint, 
University of California, Davis, CA. 
R. McNAUGHTON (1959). Scheduling with deadlines and loss functions. Management Sci. 6, 1-12. 
N. MEG ID DO ( l 982). Poly-log Parallel Algorithms for LP with an Application to Exploding Flying Objects, 
Unpublished manuscript. 
D.E. MULLER, F.P. PREPARATA (1975). Bounds to complexities of networks for sorting and for switching. 
J. Assoc. Comput. Mach. 22, 195-201. 
J.F. MUTH, G.L. THOMPSON (eds.) (1963). Industrial Scheduling, Prentice Hall, Englewood Cliffs, NJ, 
237. 
F.P. PREPARATA, J. VUILLEMIN (1981). The cube-connected cycles: a versatile network for parallel com-
putation. Comm. ACM 24, 300-309. 
R.C. PRIM (1957). Shortest connection networks and some generalizations. Bell System Tech. J. 36, 
1389-1401. 
E.A. PRUUL (1975). Parallel Processing and a Branch-and-Bound Algorithm, M.Sc. thesis, Cornell Univer-
sity, Ithaca, NY. 
C. SAVAGE, J. JA'JA' (1981). Fast, efficient parallel algorithms for some graph problems. SIAM J. Com-
put. 10, 682-691. 
J.T. SCHWARTZ ( 1980). Ultracomputers. A CM Trans. Programming Languages and Systems 2, 484-52 l. 
H.J. SIEGEL (1977). Analysis techniques for SIMD machine interconnection networks and the effects of 
processor address masks. IEEE Trans. Comput. C-26, 153-161. 
H.J. SIEGEL (1979). A model of SIMD machines and a comparison of various interconnection networks. 
IEEE Trans. Comput. C-28, 907-917. 
J.S. SQUIRE, S.M. PALAIS (1963). Programming and design considerations of a highly parallel computer. 
Proc. AFIPS Spring Joint Computer Conf. 23, 395-400. 
H.S. STONE (1971). Parallel processing with the perfect shuffle. IEEE Trans. Comput. C-20, 153-161. 
H.W.J.M. ThIENEKENS (1986). Parallel Branch and Bound on an MIMD System, Report 8640/ A, 
Econometric Institute, Erasmus University, Rotterdam. 
S.H. UNGER (1958). A computer oriented toward spatial problems. Proc. IRE 46, 1744-1750. 
E. UPFAL (1984). A probabilistic relation between desirable and feasible models of parallel computation 
(preliminary version). Proc. l 6th annual A CM Symp. Theory of Computing, 258-265. 
L.G. VALIANT (1982). Reducibility by algebraic projections. Enseign. Math. (2) 28, 253-268. 
P. VAN EMDE BOAS (1985). The second machine class: models of parallelism. J. VAN LEEUWEN, J.K. 
LENSTRA (eds.). Parallel Computers and Computations, CWI Syllabus 9, Centre for Mathematics and 
Computer Science, Amsterdam, 133-161. 

